I. INTRODUCTION
The double-gate metal-oxide-semiconductor fieldeffect transistor (DG MOSFET) is a particularly promising candidate for ultimate CMOS scaling due to its good control of short channel effects (SCEs) such as the subthreshold slope and the drain induced barrier lowering (DIBL). The intimate coupling between the gates and the channel makes DG MOSFET technology the most scalable of all MOSFET designs [1] . The DG MOSFET is electrostatically superior to a single-gate MOSFET because two gates are used to control the channel from both sides. This allows additional gate length scaling by nearly a factor of two. The two gates together control roughly twice as much current as a single gate, resulting in stronger switching signals. The challenge lies in obtaining suitable threshold voltages Vt for high-speed logic devices, while controlling the extrinsic resistance [2] . In bulk MOSFETs, counterdoping is used at the surface to obtain low threshold voltages [3] . However, as a method to adjust the threshold voltage, undoped DG MOSFETs need to rely on gate work function to achieve multiple threshold voltages on a chip, but metal gates with work functions lower than that of n+ Si are not available [3, 4] . In this work, we are studying the possibility of adjusting threshold voltages for DG MOSFETs by varying the thickness of counter-doping located within a thin layer of n+ or p+ doped Si below and above the insulator. The structure of the DG MOSFET used in this paper is schematically presented in Fig. 1 . This symmetric structure is characterized by two identical gates with no overlap with the source/drain extensions.
The study has been carried out using a method based on the two dimensional Quantum transport equations [5] . For 10 nm DG MOSFETs, the threshold voltage roll off ΔVt, drain induced barrier lowering (DIBL) and degradation of the subthreshold swing (SS) are crucial issues that cannot be neglected. The calculated currentvoltage (I-V) characteristics from our computation were analyzed and used to optimize DG MOSFETs.
II. SIMULATION
In the simulation scheme we employ the 3D effective mass Hamiltonian which is split in to a longitudinal part and a transverse part, since the width of the device is large compared to the other dimensions of the device. As pointed out previously [5] , the MOSFET can then be considered as essentially a 2D charge sheet, enabling one to write the transverse eigen states as plane waves. The 3D Hamiltonian can then effectively be reduced to 2D longitudinal Hamiltonian H, if each transverse mode energy is added to the longitudinal energy to get the total energy, which can be written as The sub bands formed from the strong confinement in the vertical direction are calculated using the uncoupled mode space approach, which is based on the expansion of the 2D active device Hamiltonian in the sub band eigen function space [6] . In the uncoupled mode space approach, we need to solve the 1D Schrödinger equation along the y direction at each x-point of the finite difference grid to obtain the sub band energy levels and eigen functions (modes). The original 2D device Hamiltonian, when expanded in the above mode space, transforms into a 1D Hamiltonian in the transport direction, which can be solved to calculate the electron density ρ(r) and current within the Quantum transport equations, taking into consideration the effect of coupling of the channel to the source and drain contacts [5] . The self consistent potential U SC is determined from the Poisson equation,
The process is repeated till a self consistent solution for electron density is reached. With the converged values of electron density and potential, the drain current is calculated. Uniformly-spaced grids are used in both x and y directions for solving the Poisson equation and the Quantum transport equations using the finite difference method.
We 
III. RESULTS AND DISCUSSION
The DIBL is calculated from the computed values of Ids and Vg for different values of counter-doping thickness and are plotted in Fig. 2 . It is observed that as n+ counter-doping thickness increases, DIBL increases slightly. The DIBL value remains almost same when there is increase in p+ counter-doping thickness. Fig. 3 shows the subthreshold slope as a function of the counter-doping thickness at different (2.2, 2.7 and 3.2 nm) channel thickness. Increase in n type counter-doping thickness of DG MOSFET exhibits slight subthreshold slope degradation. But in the case of p-type counterdoping, the subthreshold slope improves substantially compared to the n-type counterdoping. It is of significant importance to reduce the subthreshold swing, which is a measure of the rate of change in current (I d ) as a function of gate voltage (V g ) in a MOSFET, since a lower subthreshold swing will lower the supply voltage and hence the dissipation. As can be seen from Fig. 4 , the ntype counter-doping slightly reduces the threshold voltage.
However, a reduction in the threshold voltage gives rise to an increase in the subthreshold leakage current, which is the current that is conducted through a transistor from its source to drain when the device is intended to be off. Due to this increase in subthreshold current, static power consumption is increased. In contrast, increase in p-type counter-doping thickness improves V t and the subthreshold slope improves substantially compared to the n type counter-doping thickness. With the n-type counter doping overall performance is degraded due to the large increase in subthreshold leakage current. An increase in threshold voltage is observed if those layers are p-doped, with an accompanying decrease in off state leakage current when compared with an intrinsic channel device (Fig. 4) . Increasing the threshold voltage of the DG MOSFET is an effective way to reduce subthreshold leakage.
Transconductance, g m , is a measure of the sensitivity of drain current to changes in gate-source bias. Our results show that devices with channel thickness as thin as 2.2 nm have high transconductance (38 mS/µm) and relatively small DIBL (20 mV/V), and thus may be suitable for nearly all digital applications. The barrier width is modulated by the application of gate voltage and thus the transconductance of the device is dependent on the gate voltage (Fig. 5) . From the 
IV. CONCLUSIONS
We have investigated the variation of important short channel effects, DIBL and subthreshold swing, in counterdoped DG MOSFETs. Increasing the threshold voltage of the DG MOSFET is an effective way to reduce subthreshold leakage and DIBL. Increase in p-type counter-doping thickness improves Vt, and improves substantially the subthreshold slope compared to the ntype counter-doping thickness. Therefore, counter-doping thickness can be used as an alternative to achieve multiple threshold voltages on a chip. Our results show that devices with channel thickness as thin as 2.2 nm have high transconductance (38 mS/µm) and relatively small DIBL (20 mV/V), and thus may be suitable for nearly all digital applications.
